



TFT LCD Approval Specification

MODEL NO.: V562D1-P01

Customer: _____

Approved by: _____

Note

Approved By	TV Head Division	
	LY Chen	

Reviewed By	QA Dept.	Product Development Div.
	Hsin-nan Chen	WT Lin

Prepared By	LCD TV Marketing and Product Management Div.	
	CY Chang	Michell Tsung

CONTENTS

REVISION HISTORY.....	4
1. GENERAL DESCRIPTION.....	5
1.1. OVERVIEW.....	5
1.2. FEATURES.....	5
1.3. APPLICATION.....	5
1.4. GENERAL SPECIFICATIONS.....	5
1.5. MECHANICAL SPECIFICATIONS.....	6
2. ABSOLUTE MAXIMUM RATINGS.....	7
2.1. ABSOLUTE RATINGS OF ENVIRONMENT (BASE ON CMO MODULE V562D1-L04).....	7
2.2. PACKAGE STORAGE.....	8
2.3. RATINGS OF IMAGE STICKING.....	8
3. ELECTRICAL MAXIMUM RATINGS.....	9
3.1. TFT LCD MODULE.....	9
4. ELECTRICAL CHARACTERISTICS.....	10
4.1. TFT LCD MODULE.....	10
5. BLOCK DIAGRAM.....	12
5.1. TFT LCD MODULE.....	12
6. LCD INPUT TERMINAL PIN ASSIGNMENT.....	13
6.1. TFT LCD MODULE L.V.D.S. INPUT.....	13
6.2. TFT LCD MODULE POWER INPUT.....	15
6.3. BLOCK DIAGRAM OF IMAGE SIGNAL.....	16
6.4. BLOCK DIAGRAM OF L.V.D.S.....	17
6.5. L.V.D.S. INTERFACE.....	19
6.6. COLOR DATA INPUT ASSIGNMENT.....	20
7. TIMING REQUIREMENTS OF IMAGE SIGNAL.....	21
7.1. INPUT SIGNAL TIMING SPECIFICATIONS.....	21
7.2. POWER ON/OFF SEQUENCE.....	23
8. OPTICAL CHARACTERISTICS.....	24

**CHI MEI**
OPTOELECTRONICS CORP.

Issue Date: Jun. 18. 2009

Model No.: V562D1-P01

Approval

8.1.	TEST CONDITIONS	24
8.2.	OPTICAL SPECIFICATIONS	24
9.	PRECAUTIONS	29
9.1.	ASSEMBLY AND HANDLING PRECAUTIONS	29
9.2.	SAFETY PRECAUTIONS	29
9.3.	SAFETY STANDARDS	29
10.	DEFINITION OF LABELS	30
10.1.	OPEN CELL LABEL	30
10.2.	CARTON LABEL	30
11.	PACKAGING	31
11.1.	PACKING SPECIFICATIONS	31
11.2.	PACKING METHOD	31
12.	MECHANICAL CHARACTERISTIC	33



CHI MEI
OPTOELECTRONICS CORP.

Issue Date:Jun.18.2009

Model No.: V562D1-P01

Approval

REVISION HISTORY

Version	Date	Page(New)	Section	Description
Ver 2.0	Jun. 18,'09	All	All	Approval Specification is first issued.

1. GENERAL DESCRIPTION

1.1. OVERVIEW

V562D1-P01 is a 56" Thin-Film-Transistor Liquid-Crystal Display (TFT-LCD) cell with driver ICs and 8ch-LVDS interface. This module supports 3840 x 2160 Quad Full High Definition (QFHD) TV format and can display 1G colors (10-bit/color). The backlight unit is not built-in.

1.2. FEATURES

Ultra Wide Viewing Angle (176(H)/ 176(V) for CR>30)
Ultra Fast Response Time (Gray to gray average 6.5 ms)
Contrasty Image (Gamma 2.5)
QFHD (3840 x 2160 pixels) Resolution
8ch-LVDS (Low Voltage Differential Signaling) Interface
RoHS Compliance

1.3. APPLICATION

Luxurious Living Room TVs
Public Display
Home Theater
Satellite Communication
Medical Analyses/ Instruction
Security and Monitoring
Industrial Design
3D Display
Digital Museum
Multi-Media Display

1.4. GENERAL SPECIFICATIONS

CHARACTERISTICS ITEMS	SPECIFICATIONS
Screen Diagonal [in]	56.2
Pixels [lines]	3840 × 2160
Active Area [mm]	1244.16 (H) x 699.84 (V) (56.2" diagonal)
Sub-Pixel Pitch [mm]	0.108 (H) x 0.324 (V)
Pixel Arrangement	RGB vertical stripe
Weight [g]	3500
Physical Size [mm]	1269.0(W) x 724.7(H) x 1.82(D) Typ
Display Mode	Transmissive mode / Normally black
Contrast Ratio	1500:1 Typ. (Typical value measured at CMO's module)
Glass thickness (Array / CF) [mm]	0.7 / 0.7
Viewing Angle (CR>30)	+88/-88(H),+88/-88(V) Typ. (Typical value measured at CMO's module)
Color Chromaticity	R=0.663, 0.325 G=0.266, 0.607


	B=0.141, 0.066 W=0.326, 0.355 (Typical value measured at CMO's module)
Cell Transparency [%]	3.1%Typ. (Typical value measured at CMO's module)
Polarizer Surface Treatment	Anti-Glare coating (Haze 25%). Hardness 3H.

1.5. MECHANICAL SPECIFICATIONS

Item	Min.	Typ.	Max.	Unit	Note
Weight	3000	3500	4000	g	-
I/F connector mounting position	The mounting inclination of the connector makes the screen center within $\pm 0.5\text{mm}$ as the horizontal.				(2)

Note (1) Please refer to the attached drawings for more information of front and back outline dimensions.

Note (2) Connector mounting position



2. ABSOLUTE MAXIMUM RATINGS

2.1. ABSOLUTE RATINGS OF ENVIRONMENT (BASE ON CMO MODULE V562D1-L04)

Item	Symbol		Value		Unit	Note
			Min.	Max.		
Storage Temperature	T _{ST}		-20	+55	°C	(1)
Operating Ambient Temperature	T _{OP}		0	45	°C	(1), (2)
Shock (Non-Operating)	S _{NOP}	X, Y axis	-	30	G	(3), (5)
		Z axis	-	30	G	(3), (5)
Vibration (Non-Operating)	V _{NOP}		-	1.0	G	(4), (5)

Note (1) Temperature and relative humidity range is shown in the figure below.

(a) 90 %RH Max. ($T_a \leq 40^\circ\text{C}$).

(b) Wet-bulb temperature should be 39 °C Max. ($T_a > 40^\circ\text{C}$).


(c) No condensation.

Note (2) The maximum operating temperature is based on the test condition that the surface temperature of display area is less than or equal to 65 °C with LCD module alone in a temperature controlled chamber. Thermal management should be considered in your product design to prevent the surface temperature of display area from being over 65 °C. The range of operating temperature may degrade in case of improper thermal management in your product design.

Note (3) 11 ms, half sine wave, 1 time for $\pm X$, $\pm Y$, and $\pm Z$.

Note (4) 10 ~ 200 Hz, 10 min, 1 time each X, Y, Z.

Note (5) At testing Vibration and Shock, the fixture in holding the module has to be hard and rigid enough so that the module would not be twisted or bent by the fixture. The module would not be twisted or bent by the fixture.



2.2. PACKAGE STORAGE

Storage condition: With shipping package.

Storage temperature rang: $25\pm 5^{\circ}\text{C}$

Storage humidity range: $50\pm 10\%\text{RH}$

Shelf life: a month

2.3. RATINGS OF IMAGE STICKING


Item	Symbol	Value	Unit	Note
Room Temperature Image Sticking	RT IS	Invisibility	6% ND (%)	(1)(3)
High Temperature Image Sticking	HT IS	Invisibility	6% ND (%)	(2)(3)

Note (1) Room temperature image sticking test is at $25\pm 3^{\circ}\text{C}$ environment and fix the pattern A (checker pattern) for 12 hours.

Note (2) High temperature image sticking test is at $50\pm 3^{\circ}\text{C}$ environment and fix the pattern A for 12 hours.

Note (3) Inspection condition is at pattern B (512grade) after 5 mins from pattern A.

A. Pattern A (checker pattern)



B. Pattern B (512grade)





3. ELECTRICAL MAXIMUM RATINGS

3.1. TFT LCD MODULE

Item	Symbol	Value		Unit	Note
		Min.	Max.		
Power Supply Voltage	V_{CC1}	-0.3	20	V	(1)
	V_{CC2}	-0.3	6	V	
Logic Input Voltage	V_{IN}	-0.3	3.6	V	

Note (1) Permanent damage to the device may occur if maximum values are exceeded. Function operation should be restricted to the conditions described under normal operating conditions.


4. ELECTRICAL CHARACTERISTICS

4.1. TFT LCD MODULE


Parameter		Symbol	Value			Unit	Note
			Min.	Typ.	Max.		
Power Supply Voltage		V_{CC1}	17.1	18	18.9	V	(1)
		V_{CC2}	4.5	5	5.5	V	
Power Supply Ripple Voltage		V_{RP1}	-	-	400	mV	
		V_{RP2}	-	-	200	mV	
Rush Current		I_{RUSH1}	-	-	8	A	(2)
		I_{RUSH2}	-	-	7.5	A	
Power Supply Current	White	I_{CC1}	-	4.2	4.7	A	(3)
	Black		-	1.8	-	A	
	Vertical Stripe		-	3.5	-	A	
	White	I_{CC2}	-	5	-	A	
	Black		-	4.9	-	A	
	Vertical Stripe		-	5.4	5.9	A	
LVDS Interface	Differential Input High Threshold Voltage	V_{LVTH}	-	-	+100	mV	
	Differential Input Low Threshold Voltage	V_{LVTL}	-100	-	-	mV	
	Common Input Voltage	V_{LVC}	1.125	1.25	1.375	V	
	Terminating Resistor	R_T	-	100	-	ohm	
CMOS Interface	Input High Threshold Voltage	V_{IH}	2.7	-	3.3	V	
	Input Low Threshold Voltage	V_{IL}	0	-	0.7	V	

Note (1) The module should be always operated within the above ranges.

Note (2) Measurement conditions:




Vcc rising time is at least 470 μ s




Note (3) The specified power supply current is under the conditions at $V_{cc1} = 18\text{ V}$, $V_{cc2} = 5\text{ V}$, $T_a = 25 \pm 2\text{ }^{\circ}\text{C}$, $f_v = 60\text{ Hz}$, whereas a power dissipation check pattern below is displayed.

a. White Pattern




Active Area

b. Black Pattern




Active Area

c. Vertical Stripe Pattern




Active Area



5. BLOCK DIAGRAM

5.1. TFT LCD MODULE



6. LCD INPUT TERMINAL PIN ASSIGNMENT

6.1. TFT LCD MODULE L.V.D.S. INPUT

CN6 Connector Pin Assignment

Pin No.	Name	Description	Note
1	GND	Ground.	
2	2B_FRX0-	Negative transmission data of First pixel 0.	
3	2B_FRX0+	Positive transmission data of First pixel 0.	
4	2B_FRX1-	Negative transmission data of First pixel 1.	
5	2B_FRX1+	Positive transmission data of First pixel 1.	
6	2B_FRX2-	Negative transmission data of First pixel 2.	
7	2B_FRX2+	Positive transmission data of First pixel 2.	
8	2B_FCLK-	Negative of First clock.	
9	2B_FCLK+	Positive of First clock.	
10	2B_FRX3-	Negative transmission data of First pixel 3.	
11	2B_FRX3+	Positive transmission data of First pixel 3.	
12	2B_FRX4-	Negative transmission data of First pixel 4.	
13	2B_FRX4+	Positive transmission data of First pixel 4.	
14	2B_SRX0-	Negative transmission data of Second pixel 0.	
15	2B_SRX0+	Positive transmission data of Second pixel 0.	
16	2B_SRX1-	Negative transmission data of Second pixel 1.	
17	2B_SRX1+	Positive transmission data of Second pixel 1.	
18	2B_SRX2-	Negative transmission data of Second pixel 2.	
19	2B_SRX2+	Positive transmission data of Second pixel 2.	
20	2B_SCLK-	Negative of Second clock.	
21	2B_SCLK+	Positive of Second clock.	
22	2B_SRX3-	Negative transmission data of Second pixel 3.	
23	2B_SRX3+	Positive transmission data of Second pixel 3.	
24	2B_SRX4-	Negative transmission data of Second pixel 4.	
25	2B_SRX4+	Positive transmission data of Second pixel 4.	
26	GND	Ground.	
27	2A_FRX0-	Negative transmission data of First pixel 0.	
28	2A_FRX0+	Positive transmission data of First pixel 0.	
29	2A_FRX1-	Negative transmission data of First pixel 1.	
30	2A_FRX1+	Positive transmission data of First pixel 1.	
31	2A_FRX2-	Negative transmission data of First pixel 2.	
32	2A_FRX2+	Positive transmission data of First pixel 2.	
33	2A_FCLK-	Negative of First clock.	
34	2A_FCLK+	Positive of First clock.	
35	2A_FRX3-	Negative transmission data of First pixel 3.	
36	2A_FRX3+	Positive transmission data of First pixel 3.	
37	2A_FRX4-	Negative transmission data of First pixel 4.	
38	2A_FRX4+	Positive transmission data of First pixel 4.	
39	2A_SRX0-	Negative transmission data of Second pixel 0.	
40	2A_SRX0+	Positive transmission data of Second pixel 0.	
41	2A_SRX1-	Negative transmission data of Second pixel 1.	
42	2A_SRX1+	Positive transmission data of Second pixel 1.	
43	2A_SRX2-	Negative transmission data of Second pixel 2.	
44	2A_SRX2+	Positive transmission data of Second pixel 2.	
45	2A_SCLK-	Negative of Second clock.	
46	2A_SCLK+	Positive of Second clock.	
47	2A_SRX3-	Negative transmission data of Second pixel 3.	
48	2A_SRX3+	Positive transmission data of Second pixel 3.	
49	2A_SRX4-	Negative transmission data of Second pixel 4.	



50	2A_SRX4+	Positive transmission data of Second pixel 4.	
51	GND	Ground.	

CN7 Connector Pin Assignment

Pin No.	Name	Description	Note
1	GND	Ground.	
2	1B_FRX0-	Negative transmission data of First pixel 0.	
3	1B_FRX0+	Positive transmission data of First pixel 0.	
4	1B_FRX1-	Negative transmission data of First pixel 1.	
5	1B_FRX1+	Positive transmission data of First pixel 1.	
6	1B_FRX2-	Negative transmission data of First pixel 2.	
7	1B_FRX2+	Positive transmission data of First pixel 2.	
8	1B_FCLK-	Negative of First clock.	
9	1B_FCLK+	Positive of First clock.	
10	1B_FRX3-	Negative transmission data of First pixel 3.	
11	1B_FRX3+	Positive transmission data of First pixel 3.	
12	1B_FRX4-	Negative transmission data of First pixel 4.	
13	1B_FRX4+	Positive transmission data of First pixel 4.	
14	1B_SRX0-	Negative transmission data of Second pixel 0.	
15	1B_SRX0+	Positive transmission data of Second pixel 0.	
16	1B_SRX1-	Negative transmission data of Second pixel 1.	
17	1B_SRX1+	Positive transmission data of Second pixel 1.	
18	1B_SRX2-	Negative transmission data of Second pixel 2.	
19	1B_SRX2+	Positive transmission data of Second pixel 2.	
20	1B_SCLK-	Negative of Second clock.	
21	1B_SCLK+	Positive of Second clock.	
22	1B_SRX3-	Negative transmission data of Second pixel 3.	
23	1B_SRX3+	Positive transmission data of Second pixel 3.	
24	1B_SRX4-	Negative transmission data of Second pixel 4.	
25	1B_SRX4+	Positive transmission data of Second pixel 4.	
26	GND	Ground.	
27	1A_FRX0-	Negative transmission data of First pixel 0.	
28	1A_FRX0+	Positive transmission data of First pixel 0.	
29	1A_FRX1-	Negative transmission data of First pixel 1.	
30	1A_FRX1+	Positive transmission data of First pixel 1.	
31	1A_FRX2-	Negative transmission data of First pixel 2.	
32	1A_FRX2+	Positive transmission data of First pixel 2.	
33	1A_FCLK-	Negative of First clock.	
34	1A_FCLK+	Positive of First clock.	
35	1A_FRX3-	Negative transmission data of First pixel 3.	
36	1A_FRX3+	Positive transmission data of First pixel 3.	
37	1A_FRX4-	Negative transmission data of First pixel 4.	
38	1A_FRX4+	Positive transmission data of First pixel 4.	
39	1A_SRX0-	Negative transmission data of Second pixel 0.	
40	1A_SRX0+	Positive transmission data of Second pixel 0.	
41	1A_SRX1-	Negative transmission data of Second pixel 1.	
42	1A_SRX1+	Positive transmission data of Second pixel 1.	
43	1A_SRX2-	Negative transmission data of Second pixel 2.	
44	1A_SRX2+	Positive transmission data of Second pixel 2.	
45	1A_SCLK-	Negative of Second clock.	
46	1A_SCLK+	Positive of Second clock.	
47	1A_SRX3-	Negative transmission data of Second pixel 3.	
48	1A_SRX3+	Positive transmission data of Second pixel 3.	

49	1A_SR4-	Negative transmission data of Second pixel 4.	
50	1A_SR4+	Positive transmission data of Second pixel 4.	
51	GND	Ground.	

Note (1) CN6&CN7 connector part no.: B-F,FI-RE51S-HF, JAE Taiwan.

6.2. TFT LCD MODULE POWER INPUT

CN3 Connector Pin Assignment

Pin No.	Symbol	Description	Note
1	VIN	+18.0V power supply	
2	VIN	+18.0V power supply	
3	V5VC	+5.0V power supply	
4	V5VC	+5.0V power supply	
5	V5VC	+5.0V power supply	
6	NC	Not connection	
7	V5VC	+5.0V power supply	
8	NC	Not connection	
9	V5VC	+5.0V power supply	
10	NC	Not connection	
11	GND	Ground	
12	NC	Not connection	
13	GND	Ground	
14	NC	Not connection	
15	GND	Ground	
16	ODSEL	Overdrive Lookup Table Selection	(2)(3)
17	GND	Ground	
18	GND	Ground	
19	GND	Ground	
20	GND	Ground	

Note (1) CN3 connector part no.: S20B-PHDSS-B(LF)(SN), JST(日本壓著端子), 德通端子 or equivalent.


Note (2) ODSEL (Overdrive Lookup Table Selection). The overdrive lookup table should be selected in accordance to the frame rate to optimize image quality.

ODSEL	Note
L	Lookup table was optimized for 60Hz frame rate.
H	Lookup table was optimized for 50Hz frame rate.

Note (3) "L" and "H" operation in (3) could follow "CMOS Interface" in Section 4.1


6.3. BLOCK DIAGRAM OF IMAGE SIGNAL

The video picture (3840x2160) should be divided into four parts: the left up side (1920x1080), the left down side (1920x1080), the right up side (1920x1080) and the right down side (1920x1080). Signals of these four parts should be delivered into the module individually through each 2-channel LVDS interface. But it must be "synchronous" mutually between signals from these four 2-channel LVDS interfaces. And the protocol is specified in the LVDS interface specification.



Note (1) It must be "synchronous" mutually between signals from CN6(2A/2B) and CN7(1A/1B).

Note (2) It exists 1/3 frame buffer (i.e. buffer = $1/3 \times 1920 \times 1080$ pixels) between CN6(2A/2B) and CN7(1A/1B)




Note (1) It must be "synchronous" mutually between signals from CN6(2A) and CN6(2B).

Note (2) It must be "synchronous" mutually between signals from CN7(2A) and CN7(2B).

Note (3) It exists 1/3 frame buffer (i.e. buffer = $1/3 \times 1920 \times 1080$ pixels) between CN6 and CN7.

6.4. BLOCK DIAGRAM OF L.V.D.S.



**CHI MEI**
OPTOELECTRONICS CORP.

Issue Date: Jun. 18. 2009

Model No.: V562D1-P01

Approval

FR0~FR9 : First pixel R data

FG0~FG9 : First pixel G data

FB0~FB9 : First pixel B data

SR0~SR9 : Second pixel R data

SG0~SG9 : Second pixel G data

SB0~SB9 : Second pixel B data

DE : Data enable signal


DCLK : Data clock signal

Note (1) The driving system must have the transmitter to drive the module.

Note (2) LVDS cable impedance shall be 50 ohms per signal line or about 100 ohms per twist-pair line when it is used differentially.

Note (3) Two pixel data are sent into the module for every clock cycle.

6.5. L.V.D.S. INTERFACE



R0~R9 : Pixel R Data (9; MSB, 0; LSB)

G0~G9 : Pixel G Data (9; MSB, 0; LSB)

B0~B9 : Pixel B Data (9; MSB, 0; LSB)

DE : Data enable signal

RCLK : Data clock signal

Note (1) RSVD (reserved) pins on the transmitter shall be "H" or "L".

6.6. COLOR DATA INPUT ASSIGNMENT

The brightness of each primary color (red, green and blue) is based on the 10-bit gray scale data input for the color. The higher the binary input the brighter the color. The table below provides the assignment of color versus data input.

Color		Data Signal																														
		Red										Green										Blue										
		R9	R8	R7	R6	R5	R4	R3	R2	R1	R0	G9	G8	G7	G6	G5	G4	G3	G2	G1	G0	B9	B8	B7	B6	B5	B4	B3	B2	B1	B0	
Basic Colors	Black	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Red	1	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Green	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0
	Blue	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1	1
	Cyan	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
	Magenta	1	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1	1
	Yellow	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0
	White	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
Gray Scale Of Red	Red (0) / Dark	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Red (1)	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Red (2)	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:
	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:
	Red (1021)	1	1	1	1	1	1	1	1	1	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Red (1022)	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Red (1023)	1	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Gray Scale Of Green	Green (0) / Dark	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Green (1)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0
	Green (2)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0
	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:
	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:
	Green (1021)	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	0	1	0	0	0	0	0	0	0	0	0	0
	Green (1022)	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0
	Green (1023)	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0
Gray Scale Of Blue	Blue (0) / Dark	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Blue (1)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1
	Blue (2)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0
	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:
	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:
	Blue (1021)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	0	1
	Blue (1022)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	0
	Blue (1023)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1

Note (1) 0: Low Level Voltage, 1: High Level Voltage

7. TIMING REQUIREMENTS OF IMAGE SIGNAL

7.1. INPUT SIGNAL TIMING SPECIFICATIONS

The input signal timing specifications are shown as the following table and timing diagram.


Signal	Item	Symbol	Min.	Typ.	Max.	Unit	Note
LVDS Receiver Clock (1-CH LVDS)	Frequency	1/Tc	60	74	75	MHz	(1)
	Input cycle to cycle jitter	Trcl	-	-	200	ps	
LVDS Receiver Data	Setup Time	Tlvsu	600	-	-	ps	
	Hold Time	Tlvhd	600	-	-	ps	
Vertical Active Display Term (2-CH LVDS, 1920X1080 Active Area)	Frame Rate	Fr5	47	50	53	Hz	(2)
		Fr6	57	60	60	Hz	(3)
	Total	Tv	1115	1125	1139	Th	Tv=Tvd+Tvb
	Display	Tvd	-	1080	-	Th	
	Blank	Tvb	35	45	55	Th	
Horizontal Active Display Term (2-CH LVDS, 1920x1080 Active Area)	Total	Th	2190	2200	2300	Tc	Th=Thd+Thb
	Display	Thd	-	1920	-	Tc	
	Blank	Thb	270	280	380	Tc	

Note (1) Since this module is operated in DE only mode, Hsync and Vsync input signals should be set to low logic level. Otherwise, this module would operate abnormally.

Note (2) (ODSEL) = (H). Please refer to Section 6.2 for detail information.

Note (3) (ODSEL) = (L). Please refer to Section 6.2 for detail information.

INPUT SIGNAL TIMING DIAGRAM






CHI MEI
OPTOELECTRONICS CORP.

Issue Date: Jun. 18. 2009

Model No.: V562D1-P01


Approval

LVDS RECEIVER TIMING DIAGRAM



7.2. POWER ON/OFF SEQUENCE

To prevent a latch-up or DC operation of LCD module, the power on/off sequence should be followed as the diagram below.



Note (1) The supplied voltage of the external system for the module input should follow the definition of Vcc1,2.

Note (2) Apply the lamp voltage within the LCD operation range. When the backlight turns on before the LCD operation or the LCD turns off before the backlight turns off, the display may momentarily become abnormal screen.

Note (3) In case of Vcc1,2 is in off level, please keep the level of input signals on the low and avoid floating.

Note (4) T4 should be measured after the module being fully discharged between power off and on period.

Note (5) Interface signal shall not be kept at high impedance when the power is on.

8. OPTICAL CHARACTERISTICS

8.1. TEST CONDITIONS

Item	Symbol	Value	Unit
Ambient Temperature	Ta	25±2	°C
Ambient Humidity	Ha	50±10	%RH
Supply Voltage	V _{CC}	5.0	V
Input Signal	According to typical value in "3. ELECTRICAL CHARACTERISTICS"		
Frame Rate	F _r	60	Hz

8.2. OPTICAL SPECIFICATIONS

The relative measurement methods of optical characteristics are shown in 8.2. The following items should be measured under the test conditions described in 8.1 and stable environment shown in Note (6).

Item		Symbol	Condition	Min.	Typ.	Max.	Unit	Note
Contrast Ratio		CR	$\theta_x=0^\circ, \theta_y=0^\circ$ Viewing angle at normal direction	1100	1500		-	(2),(4)
Response Time		Gray to gray			6.5		ms	(5)
Transmittance		T%			3.1		%	(2),(10)
White Variation		δW				1.6	-	(2),(9)
Cross Talk		CT				2	%	(2),(7)
Color Chromaticity	Red	Rx		Typ. -0.03	0.663	Typ. +0.03	-	(1),(8)
		Ry			0.325		-	
	Green	Gx			0.266		-	
		Gy			0.607		-	
	Blue	Bx			0.141		-	
		By			0.066		-	
	White	Wx			0.326		-	
		Wy			0.355		-	
Viewing Angle	Horizontal	θ_{x+}	CR≥30	80	88		Deg.	(2),(3)
		θ_{x-}		80	88			
	Vertical	θ_{y+}		80	88			
		θ_{y-}		80	88			


Note (1) Light source is the standard light source "C" which is defined by CIE and driving voltages are based on suitable gamma voltages. The calculating method is as following :

1. Measure Module's and BLU's spectrums. W, R, G, B are with signal input. BLU(for V562D1-L04) is supplied by CMO.
2. Calculate cell's spectrum.
3. Calculate cell's chromaticity by using the spectrum of standard light source "C"

Note (2) Light source is the BLU which is supplied by CMO and driving voltages are based on suitable gamma voltages.

Note (3) Definition of Viewing Angle (θ_x , θ_y):

Viewing angles are measured by Eldim EZ-Contrast 160R



Note (4) Definition of Contrast Ratio (CR):

The contrast ratio can be calculated by the following expression.


$$\text{Contrast Ratio (CR)} = L_{1023} / L_0$$

L_{1023} : Luminance of gray level 1023

L_0 : Luminance of gray level 0

$CR = CR(7)$, where $CR(X)$ is corresponding to the Contrast Ratio of the point X at the figure in Note (7).

Note (5) Definition of Gray to Gray Switching Time:



The driving signal means the signal of gray level 0, 255, 511, 767 and 1023.

Gray to gray average time means the average switching time of gray level 0, 255, 511, 767, 1023 to each other.

Note (6) Definition of Luminance of White (L_C , L_{AVE}):

Measure the luminance of gray level 1023 at center point and 5 points

$$L_C = L(7)$$

$$L_{AVE} = [L(4) + L(5) + L(7) + L(9) + L(10)] / 5$$

Where $L(x)$ is corresponding to the luminance of the point X at the figure in Note (7).


Note (7) Definition of Cross Talk (CT):

$$CT = |Y_B - Y_A| / Y_A \times 100 (\%)$$

Where:


Y_A = Luminance of measured location without gray level 1023 pattern (cd/m^2)

Y_B = Luminance of measured location with gray level 1023 pattern (cd/m^2)




Note (8) Measurement Setup:

The LCD module should be stabilized at given temperature for 1 hour to avoid abrupt temperature change during measuring. In order to stabilize the luminance, the measurement should be executed after lighting backlight for 1 hour in a windless room.

**Note (9) Definition of White Variation (δW):**

Measure the luminance of gray level 512 at 13 points

$$\delta W = \text{Maximum} [L(1), L(2), L(3), L(4), \dots, L(13)] / \text{Minimum} [L(1), L(2), L(3), L(4), \dots, L(13)]$$



**CHI MEI**
OPTOELECTRONICS CORP.Issue Date: Jun. 18. 2009
Model No.: V562D1-P01**Approval**

Note (10) Definition of Transmittance (T%):

Module is without signal input.

$$\text{Transmittance} = \frac{\text{Luminance of LCD module}}{\text{Luminance of backlight}} * 100\%$$

9. PRECAUTIONS

9.1. ASSEMBLY AND HANDLING PRECAUTIONS

- (1) Do not apply rough force such as bending or twisting to the module during assembly.
- (2) It is recommended to assemble or to install a module into the user's system in clean working areas. The dust and oil may cause electrical short or worsen the polarizer.
- (3) Do not apply pressure or impulse to the module to prevent the damage of LCD panel and Backlight.
- (4) Always follow the correct power-on sequence when the LCD module is turned on. This can prevent the damage and latch-up of the CMOS LSI chips.
- (5) Do not plug in or pull out the I/F connector while the module is in operation.
- (6) Do not disassemble the module.
- (7) Use a soft dry cloth without chemicals for cleaning, because the surface of polarizer is very soft and easily scratched.
- (8) Moisture can easily penetrate into LCD module and may cause the damage during operation.
- (9) When storing modules as spares for a long time, the following precaution is necessary.
 - a. Do not leave the module in high temperature, and high humidity for a long time. It is highly recommended to store the module with temperature from 0 to 35°C at normal humidity without condensation.
 - b. The module shall be stored in dark place. Do not store the TFT-LCD module in direct sunlight or fluorescent light.
- (10) When ambient temperature is lower than 10°C, the display quality might be reduced. For example, the response time will become slow, and the starting voltage of CCFL will be higher than that of room temperature.

9.2. SAFETY PRECAUTIONS

- (1) The startup voltage of a Backlight is approximately 1000 Volts. It may cause an electrical shock while assembling with the inverter. Do not disassemble the module or insert anything into the Backlight unit.
- (2) If the liquid crystal material leaks from the panel, it should be kept away from the eyes or mouth. In case of contact with hands, skin or clothes, it has to be washed away thoroughly with soap.
- (3) After the module's end of life, it is not harmful in case of normal operation and storage.

9.3. SAFETY STANDARDS

The LCD module should be certified with safety regulations as follows:

- (1) UL60950-1 or updated standard.
- (2) IEC60950-1 or updated standard.
- (3) UL60065 or updated standard.
- (4) IEC60065 or updated standard.

10. DEFINITION OF LABELS

10.1. OPEN CELL LABEL

The barcode nameplate is pasted on each open cell as illustration for CMO internal control.

V562D1-P01



10.2. CARTON LABEL

The barcode nameplate is pasted on each box as illustration, and its definitions are as following explanation.

 CHI MEI OPTOELECTRONICS	RoHS
PO.NO. _____	
Part ID. _____	
Model Name _____	
Carton ID. _____ Quantities _____	

- (a) Model Name: V562D1-P01
- (b) Carton ID: CMO internal control
- (c) Quantities: 6 pcs

11. PACKAGING

11.1. PACKING SPECIFICATIONS

- (1) 6PCS LCD TV Panels / 1 Box
- (2) Box dimensions : 1454 (L) X 994 (W) X 210 (H)
- (3) Weight : approximately 44.46 Kg

11.2. PACKING METHOD

Figures 11-1 and 11-2 are the packing method






Figure.11-1 packing method

Sea / Land Transportation
 (40ft HQ Container)



Sea / Land Transportation



Air Transportation




Figure.11-2 Packing method








CHI MEI
OPTOELECTRONICS CORP.

Issue Date:Jun.18.2009

Model No.: V562D1-P01

Approval






CHI MEI
OPTOELECTRONICS CORP.

Issue Date: Jun. 18. 2009

Model No.: V562D1-P01

Approval






CHI MEI
OPTOELECTRONICS CORP.

Issue Date: Jun. 18. 2009

Model No.: V562D1-P01

Approval





CHI MEI
OPTOELECTRONICS CORP.

Issue Date: Jun. 18. 2009
Model No.: V562D1-P01

Approval

